Introduction
Specific contact resistivity (ρ c ) at interface between silicide and diffusion layer at source/drain electrode is one of major parasitic resistance components of transistors. Accurate measurement of it is strongly required not only for device modeling but also further performance pursuit in development phase. It has been reported that NiPt silicide specific contact resistivity reaches to 1×10 -8 Ω-cm 2 or less and its extendibility to 22 nm CMOS technology by using the test structure with 20-nm-scale-diameter-silicided area patterned by using electron beam lithography on highly doped diffusion layer with 1-μm-depth on substrate [1] . On the other hand, CBKR (Cross Bridge Kelvin Resistor), that has silicide block layer to create lateral special separation between silicided area and unsilicided area is well-known for ρ c test structure and has complete compatibility to standard fabrication process, however, in practical, it is difficult to extract ρ c with high resolution due to parasitic components [2] [3] [4] [5] . In this paper, firstly, we've examined resolution of CBKR test structures by utilizing 3-dimensional TCAD (Technology Computer-Aided Design) from viewpoint of extendibility to ρ c of 10 -10 Ω-cm 2 . In following section, by using these test structures, we've discussed ρ c achievement in state-of-the-art 28-nm technology [6] in contrast to the value, that the ITRS 2009 Edition [7] stipulates as ρ c < 8×10 -8 Ω-cm 2 .
2. Discussion on ρ c test structure resolution of CBKR Accuracy examination on CBKR structure was performed by utilizing 3-D TCAD simulation. Conventional CBKR top-down layout has four terminals, two of which are used for constant current flow and other two of which are used for potential difference monitoring (Fig. 1) . Cross sectional schematics of A-A' cut in Fig.1 explain that there are silicided areas spatially separated by silicide blocking layers patterned on n + (or p + ) diffusion layer, that were created simultaneously while source-drain diffusion layer formation by 28 nm CMOS technology. It is note that this test structure requires no special or additional process steps to CMOS platform process flow. This is the most advantageous point of CBKR. By using TCAD, distributions of current and potential are simulated for given ρ c . Extracted ρ c (ρ c =V m /I, where V m is potential difference between two potential monitor electrodes, and I is given constant current.) are plotted against given ρ c (Fig. 3) . It is found that extracted ρ c starts to show deviation from given ρ c at approximately 2x10 -8 Ω-cm 2 with decreasing of given ρ c . Therefore, as long as this structure is used, it is very difficult to measure 10 -8 Ω-cm 2 order of ρ c , which is quite consistent to literatures [2] [3] [4] [5] . This saturation of extracted ρ c is mainly due to potential drop in parasitic components such as silicide layer. In order to eliminate voltage drop within silicide, an additional voltage monitor electrode was formed as shown in Fig. 4 . Utilizing this test structure (modified CBKR) , of which top down SEM images after silicide are shown in Fig. 5 , it is found that accuracy of extracted ρ c is extended to level of 10 -9 Ω-cm 2 as shown in Fig. 6 . Still, however, it shows ρ c saturation at around 10 -10 Ω-cm 2 . To clarify origin of this, simulation under hypothetical condition of 10 -4 x lower silicide resistivity for elimination of potential drop in silicide, results in no saturation of extracted ρ c (Fig. 8) . Therefore, extracted ρ c saturation at 10 -10 Ω-cm 2 is mainly due to potential drop within silicide layer (Fig. 7 (a) ). Another deviation component of extracted ρ c is slight superficial ρ c lowering compared to given ρ c as shown in Fig. 6 . The root cause is current crowding described by transfer length (L t = (ρ c /ρ d ) 1/2 , where ρ d is diffusion sheet resistance) (Fig. 7 (b) ). Even considering deviation between given and extracted ρ c , it is found that the modified CBKR is able to be used for ρ c range of 10 -9 Ω-cm 2 owing to extraction error reduction, that corresponds to 35% error from 260% error of conventional CBKR according to Figs. 3 and 6. This indicates that the modified CBKR is applicable to 28 nm CMOS technology and beyond.
Status of achievement of 28-nm technology ρ c
On 28 nm CMOS technology, actual measured resistance for silicide on n + and p + S/D diffusion layers are plotted as a function of inverse of silicided area (Fig. 9) . It is achieved that good linearity of data plot and extreme low values of ρ c with 8.3x10
-9 +/-8x10 -10 Ω-cm 2 , 5.3x10 -9 +/-1x10 -9 Ω-cm 2 for n + and p + S/D diffusion layers, respectively. Considering error calibration by TCAD discussed in section 2, calibrated ρ c corresponds to 1.1x10 -8 +/-9x10 -9 Ω-cm 2 , 7.8x10 -9 +/-1x10 -9 Ω-cm 2 for n + and p + diffusion layers, respectively. To investigate further reduction of ρ c on n + diffusion layer, impact of pre-amorphization implantation (PAI) prior to source-drain doping on ρ c is also examined. PAI helps to reduce 20% of ρ c . It is speculated that PAI promotes additional n + dopant activation during annealing process. ITRS requirement for 28 nm node corresponds to 8.0x10
-8 Ω-cm 2 [7] . It is found that outstanding ρ c value is realized by 28 nm CMOS technology [6] .
Conclusions
It is found that modified CBKR has ρ c measurement accuracy down to 10 -9 Ω-cm 2 within 35% systematic error that can be calibrated by 3-D TCAD. By using it, it is found that 28 nm CMOS technology realizes ρ c of 1.1x10 -8 Ω-cm 2 , 7.8x10 -9 Ω-cm 2 for n + and p + source/drain diffusion layers, respectively, which are enough to satisfy ITRS 2009 requirements as ρ c less than 8×10 -8 Ω-cm 2 [7] . 
